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Instructions: Answer FIVE (5) questions.  Answer TWO (2) questions in Part A and      
TWO (2) questions from Part B and ONE (1) question from any section. 
 
Use two-book answers for Part A and Part B. 
 












Part A : Answer TWO question 
 
1. Figure 1 shows M1 and M2 having back to back connections.  The output resistance 
is 1 k .  Current I and IB are 100 µA.  VTH is 0.6 V, µnCOX is 194 µA/V






(a) Find value of VGS1 and VGS2. 
(10 marks) 
 
(b) Find value of  
  
  


















2. Figure 2 refer to folded cascade OTA with bias currents I = 150 uA and 1b = 150 uA.  

















(a) What is the expression of output resistance. 
(5 marks) 
 

















3. Figure 3 shows the cascade configuration of M1 and M2.  The gate of M1 is driven by 
















(a) Draw a small signal configuration of the circuitry in figure 3. 
(5 marks) 
 










Part B : Answer TWO question 
 
4. (a) By using a 3-bit example of DAC, explain the concept of LSB and DNL. 
(8 marks) 
(b) Explain how a 5-bit weighted current source design can be developed based 
on a basic current source.  Derive relevant equations to support your design. 
What are the advantages and disadvantages of this design? 
(12 marks) 
 
5. (a) Based on Figure 5(a), derive a simplified 8-bit DAC mathematical model.  
Explain the 8-bit model based on this topology with the help of suitable 
schematic drawing.  Explain the functions of all components in the schematic. 
 
 
          Figure 5(a) : 3-bit DAC 
(10 marks) 
 
(b) Design a 13-bit DAC based on the combination of the topology given in 
Question 5(a) and the thermometer coded topology.  The model should have 
a combination of 8-bit LSB (binary-weighted resistor) and 5-bit MSB 
(thermometer coding).  Explain the model based on the function of each 
component using an appropriate schematic drawing and then, derive the 










6. (a) By using appropriate graphs, explain briefly the concepts of CTAT and PTAT. 
(4 marks) 
 
(b) The circuits in Figure 6(b) are used to develop a bandgap reference or BGR. 
Explain how the BGR can be developed using a combination of both circuits. 



























(c) Figure 6(c) shows the alternate topology of the BGR based on the topology 





Figure 6(c) : Alternate BGR Circuit 
(4 marks) 
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